O Copper On - Chip Interconnections A Breakthrough in Electrodeposition to Make Better Chips

نویسنده

  • Panos C. Andricacos
چکیده

The Electrochemical Society Interface • Spring 1999 FIG. 1. Cross section of a 6-level copper wiring structure fabricated by IBM showing wiring hierarchy. n-chip interconnections comprise a multilevel structure of fine wiring located on the top of the transistor circuitry of logic or memory chips, whose role is to connect circuits together as shown in Fig. 1. To avoid significant degradation of circuit speed, on-chip interconnections should permit rapid signal transmission among the various parts of the circuitry. Ever since the development of the integrated circuit about 40 years ago, the most pervasively used materials for the fabrication of the wiring structure have been aluminum as the conductor (or more recently an aluminum-copper alloy for better reliability)1 and silicon dioxide as the insulator. The transition to copper as the conductor and to a better insulator2 began with IBM’s announcement in September 19973 and product shipment since June 1998. This signals one of the most important changes in materials that the semiconductor industry has experienced since its creation. Copper metallization was implemented first since significant gains can be obtained by copper alone. It is often stated that the three major challenges in the implementation of copper have been: (1) the method of depositing; (2) patterning the metal, and (3) finding a suitable barrier material that prevents the copper metal from diffusing into the insulator material. Although this generalization neglects the enormous integration and manufacturing challenges, it serves to highlight the fact that a combination, equivalent to blanket sputter deposition and reactive ion etching (RIE) technology used to deposit and pattern aluminum, was not available for copper. It is precisely this technological challenge that was met by electrodeposition used in a process-integration approach called Damascene4 because of its resemblance to an ancient method of metal inlaying. Thus, electrodeposition, a technology frequently considered to be more of an art than a science, has been O Copper On-Chip Interconnections

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Seed - layer deposition Patterning Insulator deposition and patterning Seed - layer deposition Seed layer Substrate

Damascene Cu electroplating for on-chip metallization, which we conceived and developed in the early 199Os, has been central to IBM's Cu chip interconnection technology. We review here the challenges of filling trenches and vias with Cu without creating a void or seam, and the discovery that electrodeposition can be engineered to give filling performance significantly better than that achievabl...

متن کامل

Power Consumption Estimation in CMOS VLSI Chips

Power consumption from logic circuits, interconnections, dock distribution, on chip memories, and off chip driving in CMOS VLSI is estimated. Estimation methods are demonstrated and verified. An estimate tool is created. Power consumption distribution between ~ I I ~ I T O M ~ C ~ ~ O I W , clock distribution, logic gates, memories, and off chip driving are analyzed by examples. Comparisons are...

متن کامل

Optimal Path Diagnosis by Genetic Algorithm for NoCs

Nowadays Network-on-Chips is used instead of System-on-Chips for better performance. This paper presents a new algorithm to find a shorter path, and shows that genetic algorithm is a potential technique for solving routing problem for mesh topology in on-chip-network.

متن کامل

Design and Implementation of a High Speed Systolic Serial Multiplier and Squarer for Long Unsigned Integer Using VHDL

A systolic serial multiplier for unsigned numbers is presented which operates without zero words inserted between successive data words, outputs the full product and has only one clock cycle latency. &#10The multiplier is based on a modified serial/parallel scheme with two adjacent multiplier cells. Systolic concept is a well-known means of intensive computational task through replication of fu...

متن کامل

Design and Implementation of a High Speed Systolic Serial Multiplier and Squarer for Long Unsigned Integer Using VHDL

A systolic serial multiplier for unsigned numbers is presented which operates without zero words inserted between successive data words, outputs the full product and has only one clock cycle latency. The multiplier is based on a modified serial/parallel scheme with two adjacent multiplier cells. Systolic concept is a well-known means of intensive computational task through replication of func...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 1999